#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of

**Applicants** 

: Salman Akram

Title

: DIE STACKING SCHEME

Docket No. : MIO 0072 VA

BOX PATENT APPLICATION **Assistant Commissioner for Patents** Washington, D.C. 20231

Sir:

EL809708629US

"Express Mail" Mailing Label Number EL809708629US

Date of Deposit November 16, 2001

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the BOX PATENT APPLICATION, Assistant Commissioner for Patents, Washington, D.C. 20231.

JEB/mjt

# DIE STACKING SCHEME

# CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is related to U.S. Patent Application Serial No. \_\_/ (Attorney Docket No. MIO 0069 PA) MULTIPLE DIE PACKAGE, filed August 5 2000, by Akram et al.

# BACKGROUND OF THE INVENTION

The present invention relates to stacked multiple die semiconductor assemblies, printed circuit board assemblies, computer systems, and their methods of assembly. More particularly, the present invention relates to an improved scheme for increasing semiconductor die density.

Conventional Chip On Board (COB) techniques used to attach semiconductor dies to a printed circuit board include flip chip attachment, wirebonding, and tape automated bonding ("TAB"). Flip chip attachment consists of attaching a flip chip to a rinted circuit board or other substrate. A flip chip is a semiconductor chip that has a pattern or array of electrical terminations or bond pads spaced around an active surface of the flip chip for face down mounting of the flip chip to a substrate. Generally, the flip chip has an active surface having one of the following electrical connectors: Ball Grid Array ("BGA") -- wherein an array of minute solder balls is disposed on the surface of a flip chip that attaches to the substrate ("the attachment surface"); Slightly Larger than Integrated Circuit Carrier ("SLICC") -- which is similar to a BGA, but having a smaller solder ball pitch and diameter than a BGA; or a Pin Grid Array ("PGA") -- wherein an array of small pins extends substantially perpendicularly from the attachment surface of a flip chip. The pins conform to a specific arrangement on a printed circuit board or other substrate for attachment thereto.

With the BGA or SLICC, the solder or other conductive ball arrangement on the flip chip must be a mirror-image of the connecting bond pads on the printed circuit board such that precise connection is made. The flip chip is bonded to the printed circuit board by refluxing the solder balls. The solder balls may also be replaced with a

10

15

20

25

机

5

10

20

25

conductive polymer. With the PGA, the pin arrangement of the flip chip must be a mirror-image of the pin recesses on the printed circuit board. After insertion, the flip chip is generally bonded by soldering the pins into place. An under-fill encapsulant is generally disposed between the flip chip and the printed circuit board for environmental protection and to enhance the attachment of the flip chip to the printed circuit board. A variation of the pin-in-recess PGA is a J-lead PGA, wherein the loops of the J's are soldered to pads on the surface of the circuit board.

Wirebonding and TAB attachment generally begin with attaching a semiconductor chip to the surface of a printed circuit board with an appropriate adhesive, such as an epoxy. In wirebonding, bond wires are attached, one at a time, to each bond pad on the semiconductor chip and extend to a corresponding lead or trace end on the printed circuit board. The bond wires are generally attached through one of three industry-standard wirebonding techniques: ultrasonic bonding--using a combination of pressure and ultrasonic vibration bursts to form a metallurgical cold weld; thermocompression bonding-using a combination of pressure and elevated temperature to form a weld; and thermosonic bonding-using a combination of pressure, elevated temperature, and ultrasonic vibration bursts. The semiconductor chip may be oriented either face up or face down (with its active surface and bond pads either up or down with respect to the circuit board) for wire bonding, although face up orientation is more common. With TAB, ends of metal leads carried on an insulating tape such as a polyamide are respectively attached to the bond pads on the semiconductor chip and to the lead or trace ends on the printed circuit board. An encapsulant is generally used to cover the bond wires and metal tape leads to prevent contamination.

Higher performance, lower cost, increased miniaturization of components, and greater packaging density of integrated circuits are ongoing goals of the computer industry. As new generations of integrated circuit products are released, the number of devices used to fabricate them tends to decrease due to advances in technology even though the functionality of these products increases. For example, on the average, there is approximately a 10 percent decrease in components for every product generation over the previous generation with equivalent functionality.

5

10

In integrated circuit packaging, in addition to component reduction, surface mount technology has demonstrated an increase in semiconductor chip density on a single substrate or board despite the reduction of the number of components. This results in more compact designs and form factors and a significant increase in integrated circuit density. However, greater integrated circuit density is primarily limited by the space or "real estate" available for mounting dies on a substrate, such as a printed circuit board.

U.S. Patent Nos. 5,994,166 and 6,051,878, the disclosures of which are incorporated herein by reference, represent a number of schemes for increasing semiconductor chip density on a single substrate or board. Despite the advantages of the most recent developments in semiconductor fabrication there is a continuing need for improved schemes for increasing semiconductor die density in printed circuit board assemblies.

-- 3 of 46 --

5

10

15

20

25

j. W.

1

#### BRIEF SUMMARY OF THE INVENTION

This need is met by the present invention wherein an improved die stacking scheme is provided. In accordance with one embodiment of the present invention, a multiple die semiconductor assembly is provided comprising a substrate and first and second semiconductor dies. The first semiconductor die includes a pair of major surfaces. One of the pair of major surfaces of the first die defines a first active surface. The other of the major surfaces of the first die defines a first stacking surface. The first active surface includes at least one conductive bond pad. The first stacking surface is secured to the substrate. The second semiconductor die includes a pair of major surfaces. One of the pair of major surfaces of the second die defines a second active surface. The other of the major surfaces of the second die defines a second stacking surface. The second active surface includes at least one conductive bon pad. The first semiconductor die is electrically coupled to the second semiconductor die by at least one topographic contact extending from a conductive bond pad on the second active surface to a conductive bond pad on the first active surface.

In accordance with another embodiment of the present invention, a multiple die semiconductor assembly is provided comprising a substrate and first and second semiconductor dies. The substrate includes a first surface and conductive contacts included on the first surface. The first semiconductor die includes a pair of major surfaces. One of the pair of major surfaces of the first die defines a first active surface. The other of the major surfaces of the first die defines a first stacking surface. The first active surface includes at least one conductive bond pad. The first stacking surface is secured to the first surface of the substrate. The second semiconductor die includes a pair of major surfaces. One of the pair of major surfaces of the second die defines a second active surface. The other of the major surfaces of the second die defines a second stacking surface. The second active surface includes at least one conductive bond pad. The first semiconductor die is electrically coupled to the second semiconductor die by at least one topographic contact extending from a conductive bond pad on the second active surface to a conductive bond pad on the first active

5

15

20

25

34

surface. At least one conductive line extends from a bond pad on the first active surface to a conductive contact on the first surface of the substrate.

In accordance with yet another embodiment of the present invention, a multiple die semiconductor assembly is provided comprising a substrate and first and second semiconductor dies. The first semiconductor die includes a pair of major surfaces. One of the pair of major surfaces of the first die defines a first active surface. The other of the major surfaces of the first die defines a first stacking surface. The first active surface includes at least one conductive bond pad. The first active surface is electrically coupled to the substrate by at least one topographic contact extending from a conductive bond pad on the first active surface to a conductive contact on the substrate. The second semiconductor die includes a pair of major surfaces. One of the pair of major surfaces of the second die defines a second active surface. The other of the major surfaces of the second die defines a second stacking surface. The second active surface includes at least one conductive bond pad. The first stacking surface is ke secured to the second stacking surface.

In accordance with yet another embodiment of the present invention, a multiple is provided comprising a substrate and first and second semiconductor dies. The substrate includes a first surface and conductive contacts included on the first surface. The first semiconductor die includes a pair of major surfaces. One of the pair of major surfaces of the first die defines a first active surface. The other of the major surfaces of the first die defines a first stacking surface. The first active surface includes at least one conductive bond pad. The first active surface is electrically coupled to the substrate by at least one topographic contact extending from a conductive bond pad on the first active surface to a conductive contact on the first surface of the substrate. The second semiconductor die includes a pair of major surfaces. One of the pair of major surfaces of the second die defines a second active surface. The other of the major surfaces of the second die defines a second stacking surface. The second active surface includes at least one conductive bond pad. The first stacking surface is secured to the second stacking surface. At least one

conductive line extends from a bond pad on the second active surface to a conductive contact on the first surface of the substrate.

In accordance with yet another embodiment of the present invention, a multiple die semiconductor assembly is provided comprising a substrate, first and second semiconductor dies, and at least one decoupling capacitor. The first semiconductor die defines a first active surface. The first active surface includes at least one conductive bond pad. The second semiconductor die defines a second active surface, the second active surface includes at least one conductive bond pad. The first semiconductor die is interposed between the substrate and the second semiconductor die such that a surface of the second semiconductor die defines an uppermost die surface of the multiple die semiconductor assembly and such that a surface of the first semiconductor die defines a lowermost die surface of the multiple die semiconductor assembly. The decoupling capacitor is secured to the uppermost die surface and is conductively coupled to at least one of the first and second semiconductor dies.

In accordance with yet another embodiment of the present invention, a multiple die semiconductor assembly is provided comprising a substrate, first and second semiconductor dies, and at least one decoupling capacitor. The first semiconductor die is positioned adjacent the substrate relative to the cross section. The second semiconductor die is positioned adjacent the first semiconductor die relative to the cross section. The first semiconductor die is interposed between the substrate and the second semiconductor die relative to the cross section. The decoupling capacitor is positioned adjacent the second semiconductor die relative to the cross section and is secured to the second semiconductor die. The second semiconductor die is interposed between the decoupling capacitor and the first semiconductor die relative to the cross section.

In accordance with yet another embodiment of the present invention, a printed circuit board assembly is provided comprising a substrate, first and second semiconductor dies, and a printed circuit board. The first semiconductor die includes a pair of major surfaces. One of the pair of major surfaces of the first die defines a first active surface. The other of the major surfaces of the first die defines a first stacking

30

5

Ö

300

15

20

The memory unit comprises a printed circuit board assembly according to the present invention.

In accordance with yet another embodiment of the present invention, a method of stacking a plurality of semiconductor die is provided. The method comprises the steps of: providing a substrate; providing a first semiconductor die including a pair of major surfaces, wherein one of the pair of major surfaces of the first die defines a first active surface, the other of the major surfaces of the first die defines a first stacking surface, and the first active surface includes at least one conductive bond pad; securing the first stacking surface to the substrate; providing a second semiconductor die including a pair of major surfaces, wherein one of the pair of major surfaces of the second die defines a second active surface, the other of the major surfaces of the second die defines a second stacking surface, and the second active surface includes at least one conductive bond pad; electrically coupling the first semiconductor die to the second semiconductor die with at least one topographic contact extending from a conductive bond pad on the second active surface to a conductive bond pad on the first active surface.

In accordance with yet another embodiment of the present invention, a method of stacking a plurality of semiconductor die is provided. The method comprises the steps of: providing a substrate; providing a first semiconductor die including a pair of major surfaces, wherein one of the pair of major surfaces of the first die defines a first active surface, the other of the major surfaces of the first die defines a first stacking surface, and the first active surface includes at least one conductive bond pad; electrically coupling the first active surface to the substrate with at least one topographic contact extending from a conductive bond pad on the first active surface to a conductive contact on the substrate; providing a second semiconductor die including a pair of major surfaces, wherein one of the pair of major surfaces of the second die defines a second active surface, the other of the major surfaces of the second die defines a second stacking surface, and the second active surface includes at least one conductive bond pad; and securing the first stacking surface to the second stacking surface.

30

25

5

10

15

In accordance with yet another embodiment of the present invention, a method of stacking a plurality of semiconductor die is provided. The method comprises the steps of: providing a substrate; providing a first semiconductor die defining a first active surface, the first active surface including at least one conductive bond pad; providing a second semiconductor die defining a second active surface, the second active surface including at least one conductive bond pad; interposing the first semiconductor die between the substrate and the second semiconductor die such that a surface of the second semiconductor die defines an uppermost die surface of the multiple die semiconductor assembly and such that a surface of the first semiconductor die defines 🕮 a lowermost die surface of the multiple die semiconductor assembly; securing at least one decoupling capacitor to the uppermost die surface; and conductively coupling the decoupling capacitor to at least one of the first and second semiconductor dies.

In accordance with yet another embodiment of the present invention, a method of stacking a plurality of semiconductor die along a cross section is provided. The method comprises the steps of: providing a substrate; positioning a first semiconductor M die adjacent the substrate relative to the cross section; positioning a second semiconductor die adjacent the first semiconductor die relative to the cross section; interposing the first semiconductor die between the substrate and the second semiconductor die relative to the cross section; positioning at least one decoupling capacitor adjacent the second semiconductor die relative to the cross section; securing the decoupling capacitor to the second semiconductor die; and interposing the second semiconductor die is between the decoupling capacitor and the first semiconductor die relative to the cross section.

In accordance with yet another embodiment of the present invention, a method of assembling a printed circuit board is provided. The method comprises the steps of: providing a substrate including first and second surfaces and conductive contacts included on the first surface; providing a first semiconductor die including a pair of major surfaces, wherein one of the pair of major surfaces of the first die defines a first active surface, the other of the major surfaces of the first die defines a first stacking surface, the first active surface includes a plurality of conductive bond pads, and the

30

5

10

20

25

first stacking surface is devoid of conductive bond pads; securing the first stacking surface to the first surface of the substrate between the conductive contacts included on the first surface of the substrate; providing a second semiconductor die including a pair of major surfaces, wherein one of the pair of major surfaces of the second die defines a second active surface, the other of the major surfaces of the second die defines a second stacking surface, and the second active surface includes a plurality of conductive bond pads; electrically coupling the first semiconductor die to the second semiconductor die with a plurality of topographic contacts extending from respective conductive bond pads on the second active surface to a corresponding conductive bond pad on the first active surface; securing a single decoupling capacitor to the second stacking surface; providing a pair of conductive lines, each of the conductive lines connecting a terminal of the decoupling capacitor, a bond pad on the first active surface, and a conductive contact on the first surface of the substrate; electrically coupling the bond pad on the first active surface to the second semiconductor die via one of the plurality of topographic contacts extending from respective conductive bond pads on the second active surface to a corresponding conductive bond pad on the first active surface; arranging the pair of conductive lines such that the decoupling capacitor is connected across V<sub>ss</sub> and V<sub>cc</sub> pins of the first and second semiconductor dies; positioning a printed circuit board such that a first surface of the printed circuit board faces the substrate; and providing a plurality of topographic contacts extending from the second surface of the substrate to the first surface of the printed circuit board.

In accordance with yet another embodiment of the present invention, a method of assembling a printed circuit board is provided. The method comprises the steps of: providing a substrate including a first surface and conductive contacts included on the first surface; providing a first semiconductor die including a pair of major surfaces, wherein one of the pair of major surfaces of the first die defines a first active surface, the other of the major surfaces of the first die defines a first stacking surface, and the first active surface includes a plurality of conductive bond pads; electrically coupling the first active surface to the substrate with a plurality of topographic contacts extending from respective conductive bond pads on the first active surface to corresponding

30

5

15

20

5

10

15

20

conductive contacts on the first surface of the substrate; providing a second semiconductor die including a pair of major surfaces, wherein one of the pair of major surfaces of the second die defines a second active surface, the other of the major surfaces of the second die defines a second stacking surface, the second active surface includes a plurality of conductive bond pads, and the first stacking surface is devoid of conductive bond pads; securing the first stacking surface to the second stacking surface; securing a single decoupling capacitor to the second stacking surface; providing a pair of conductive lines, each of the conductive lines connecting a terminal of the decoupling capacitor, a bond pad on the second active surface, and a conductive contact on the first surface of the substrate; electrically coupling the conductive contact on the first surface of the substrate to the first semiconductor die via one of the plurality of topographic contacts extending from respective conductive bond pads on the first active surface to corresponding conductive contacts on the first surface of the substrate; arranging the pair of conductive lines such that the decoupling capacitor is connected across V<sub>ss</sub> and V<sub>cc</sub> pins of the first and second semiconductor dies; positioning a printed circuit board such that a first surface of the printed circuit board faces the substrate; and providing a plurality of topographic contacts extending from the substrate to the first surface of the printed circuit board.

Accordingly, it is an object of the present invention to provide an improved die stacking scheme. Other objects of the present invention will be apparent in light of the description of the invention embodied herein.

-- 11 of 46 --

### BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The following detailed description of the preferred embodiments of the present invention can be best understood when read in conjunction with the following drawings, where like structure is indicated with like reference numerals and in which:

Figure 1 presents an illustration of a die stacking scheme according to one embodiment of the present invention;

Figure 2 presents an illustration of a die stacking scheme according to another embodiment of the present invention; and

Figure 3 presents an illustration of a die stacking scheme according to yet another embodiment of the present invention.

#### **DETAILED DESCRIPTION**

Referring initially to Fig. 1, a die stacking scheme according to one embodiment of the present invention is illustrated. Fig. 1 illustrates a printed circuit board assembly 10. The printed circuit board assembly 10 includes a multiple die semiconductor assembly 15 and a printed circuit board 70. The multiple die semiconductor assembly 15 comprises a substrate 20, a first semiconductor die 30, a second semiconductor die 40, a decoupling capacitor 50, conductive lines 60, a plurality of topographic contacts 80, and an encapsulant 90. It is noted that the encapsulant 90 and the semiconductor dies 30, 40 are not illustrated in cross section in Figs. 1 and 2 to preserve clarity.

The substrate 20 includes a first surface 22 and a second surface 24. Conductive contacts 82 are included on the first surface 22 and the second surface 24. The topographic contacts 80 extend from the conductive contacts 82 on the first and second surfaces 22, 24 of the substrate 20. For the purposes of defining and describing the present invention, it is noted that a topographic contact comprises any conductive contact that extends between and defines a spacing between an active surface of a substrate or die and an active surface of another substrate or die. Examples include solder balls, conductive polymers, or other types of topographic electrical connections. A pin grid array, where pin recesses are provided in the opposing surface, present a suitable alternative to topographic contacts, where it is not necessary to create a spacing between two surfaces for accommodating structure there between.

The first semiconductor die 30 also includes a pair of major surfaces one of which defines a first active surface 32. The remaining major surface of the first die 30 defines a first stacking surface 34. The first active surface 32 includes a plurality of conductive bond pads 84. The first stacking surface 34 is devoid of conductive bond pads and is secured to the first surface 22 of the substrate 20 between the conductive contacts 82 included on the first surface 22 of the substrate 20. The first semiconductor die 30 may be secured to the substrate 20 via a layer of die attach adhesive interposed between the substrate 20 and the first semiconductor die 30. For the purposes of defining and describing the present invention, a stacking surface

25

5

10

20

100

comprises a major surface of a substrate or die that is arranged to be secured to a substrate or other generally planar assembly component. For example, a semiconductor die may be secured to a surface of a substrate by interposing a layer of die attach adhesive between the stacking surface of the die and the surface of the substrate.

For the purposes of describing and defining the present invention, it is noted that a conductive bond pad comprises a conductive surface area defined on or extending from a surface of a semiconductor die. A conductive contact comprises a conductive surface area defined on or extending from a substrate. An active surface comprises a surface of a die or substrate that contains conductive contacts or conductive bond pads.

The second semiconductor die 40 also includes a pair of major surfaces, one of which defines a second active surface 42. The remaining major surface of the second die 40 defines a second stacking surface 44. The second active surface 42 includes a plurality of conductive bond pads 84. The first semiconductor die 30 is electrically coupled to the second semiconductor die 40 by the topographic contacts 80, which extend from respective conductive bond pads 84 on the second active surface 42 to a corresponding conductive bond pad 84 on the first active surface 32. The decoupling capacitor 50 is secured to the second stacking surface 44.

Each of the pair of conductive lines 60 illustrated in Fig. 1 electrically connect a terminal 52 of the decoupling capacitor 50, a bond pad 84 on the first active surface 32, and a conductive contact 82 on the first surface 22 of the substrate 20. The bond pad 84 on the first active surface 32 is electrically coupled to the second semiconductor die 40 via a conductive line (not shown) and one of the topographic contacts 80 extending from a conductive bond pads 84 on the second active surface 42 to a corresponding conductive bond pad 84 on the first active surface 32. In this manner, the pair of conductive lines 60 are arranged such that the decoupling capacitor may be connected across  $V_{ss}$  and  $V_{cc}$  pins or terminals (i.e., the high and low voltage inputs) of the first and second semiconductor dies 30, 40. It is noted that a conductive line may comprise an electrically conductive lead, trace, bond wire, etc. In this manner, the decoupling

5

10

15

20

25

村 は いい は 一切 日本

capacitors decouple the low voltage input from the high voltage input and serves as a power source filter or surge/spike suppressor.

As will be appreciated by those practicing the present invention, the conductive contacts, which may embody printed conductive lines, wires, traces, and combinations thereof, electrically couple the various components of the printed circuit board assembly to the printed circuit board and to each other. For the purposes of defining and describing the present invention when reference is made herein to electrical coupling to a substrate or other structure, it is understood that the electrical coupling includes electrical coupling to a contact on a surface of the substrate or other structure. It is also noted that electrical coupling need not be direct and may include coupling through one or more circuitry components.

The printed circuit board 70 is positioned such that a first surface 72 of the printed circuit board 70 faces the substrate 20. A plurality of topographic contacts 80 extend from the second surface 24 of the substrate 20 to the first surface 72 of the printed circuit board 70 to electrically couple the multiple die semiconductor assembly 15 to the printed circuit board 70. For the purposes of describing and defining the present invention, it is noted that a printed circuit board comprises a substrate upon which a circuit, network, or plurality of electrically conductive areas are formed.

Typically, the multiple die semiconductor assembly 15 is packaged with an encapsulant 90. Portions of the assembly may be provided with underfill material and other packaging materials, according to conventional die packaging methodology. As will be appreciated by those familiar with semiconductor fabrication, underfill materials are generally disposed between a die and the printed circuit board or substrate to which it is mounted for environmental protection and to enhance the attachment of the die to the printed circuit board or substrate. A die attach adhesive may be positioned to secure a die to a surface of an adjacent object and to secure an object to a surface of a die.

In the embodiment of the present invention illustrated in Fig. 2, where like structure is indicated with like reference numerals, the first active surface 32 is electrically coupled to the substrate 20 by a plurality of topographic contacts 80

25

5

10

15

20

The state of

n.

- 1 ·

. Jak

extending from respective conductive bond pads 84 on the first active surface 32 to corresponding conductive contacts 82 on the first surface 22 of the substrate 20. The first stacking surface 34 is devoid of conductive bond pads 84 and is secured to the second stacking surface 44 with a die attach adhesive 36. The decoupling capacitor 50 is secured to the second active surface 42 with, for example, a die attach adhesive (not shown). As is noted above with reference to the embodiment of Fig. 1, the pair of conductive lines 60 are arranged such that the decoupling capacitor is connected across  $V_{ss}$  and  $V_{cc}$  pins or terminals (i.e., the high and low voltage inputs) of the first and second semiconductor dies. The embodiment of Fig. 3 differs from that illustrated in Fig. 1 because both surfaces of the second semiconductor die 40 comprise active surfaces 42 and include conductive bond pads 84.

Conventional stacking, soldering, bonding, under filling, encapsulating, curing, and other semiconductor processing techniques may be modified and arranged to yield the various stacked structures of the present invention. The particular fabrication steps in for assembling the various embodiments of the present invention may be gleaned from conventional semiconductor die stacking and packaging technology and the detailed 🦚 description of the illustrated embodiments herein. For the purposes of defining the assembly scheme of the present invention it is noted that any claims to a method of assembling a structure are not intended to be limited by the order in which specific process steps are recited in a claim. As will be appreciated by those practicing the present invention, the printed circuit board assembly of the present invention is typically provided as part of a computer system. In specific applications of the present invention, the semiconductor dies may form an integrated memory unit but may embody a variety of alternative integrated circuit functions.

Having described the invention in detail and by reference to preferred embodiments thereof, it will be apparent that modifications and variations are possible without departing from the scope of the invention defined in the appended claims. More specifically, although some aspects of the present invention are identified herein as preferred or particularly advantageous, it is contemplated that the present invention is not necessarily limited to these preferred aspects of the invention.

What is claimed is:

30

5

15

20